

Sub-10-nm Fin-Width Self-Aligned InGaAs FinFETs

Alon Vardi and Jesús A. del Alamo, *Fellow, IEEE*

Abstract—We study the scaling properties of self-aligned InGaAs FinFETs with sub-10-nm fin widths fabricated through a CMOS compatible front-end process. Working devices with fins as narrow as 7 nm, fin aspect ratios in excess of 5, and gate lengths as short as 20 nm have been fabricated using precision dry etching and digital etch. The devices feature self-aligned metal contacts that are 20–30 nm away from the edge of the gate. FinFETs with $L_g = 30$ nm, $W_f = 7$ nm, and channel height of 40 nm exhibit a transconductance of $900 \mu\text{S}/\mu\text{m}$ at $V_{\text{DS}} = 0.5$ V. When normalized to W_f , this is a record value among all III–V FinFETs, indicating that our device architecture makes efficient use of conduction along the fin sidewalls.

Index Terms—III–V, MOSFET, FinFETs.

I. INTRODUCTION

InGaAs is a promising channel material candidate for CMOS technologies beyond the 10 nm node [1]. In this dimensional range, only high aspect-ratio (AR) 3D transistors with a fin or nanowire configuration can deliver the necessary performance. There have recently been multiple demonstrations of InGaAs FinFETs but their performance has been disappointing when contrasted with planar devices. This is particularly the case for very narrow fins [2]–[11].

In this work, we leverage high-precision fin etching and a self-aligned design to demonstrate the most aggressively scaled InGaAs FinFETs to date that also display outstanding electrical characteristics. For this, we have used a Si CMOS-compatible front-end process featuring reactive-ion etching and digital etch that yields high aspect-ratio InGaAs fins with smooth high quality sidewalls [11]. Unique to the process presented here is a scaled gate oxide and greater attention to fin hard-mask definition. The large process margin that we have achieved has allowed us to carry out the first detailed scaling study of self-aligned InGaAs FinFETs where we examine the role of gate oxide thickness, fin width and gate length on important device figures of merit. Fin sidewall quality emerges as a significant issue in need of further technological and fundamental studies.

Manuscript received July 6, 2016; accepted July 24, 2016. Date of publication August 1, 2016; date of current version August 23, 2016. This work was supported in part by DTRA under Grant HDTRA1-14-1-0057, in part by Lam Research, in part by NSF under E3S STC grant #0939514, and in part by the Korea Institute of Science and Technology. The review of this letter was arranged by Editor J. Cai.

The authors are with Microsystems Technology Laboratories, Massachusetts Institute of Technology, Cambridge, MA 02139 USA (e-mail: alonva@mit.edu).

Color versions of one or more of the figures in this letter are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/LED.2016.2596764




Fig. 1. SEM image of fin array with $W_f = 8$ nm and $H_f = 170$ nm. Inset – top view. For these pictures, the HSQ mask has been removed.

II. FABRICATION PROCESS

Our fabrication process closely follows CMOS requirements, particularly self-alignment of refractory gate and ohmic contacts, very low thermal budget, extensive use of RIE and an entirely lift-off free process in the front end. Our process is based on a contact-first, gate-last flow developed for self-aligned planar InGaAs Quantum-Well MOSFETs that has yielded record g_m values [12].

Details of the fabrication process are in Ref. 11. The device channel consists of $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ with a thickness $H_c = 40$ nm. Mo/W is first sputtered as contact metal ($R_{\text{sh}} = 5 \Omega/\square$), followed by SiO_2 CVD. The gate pattern is then defined and the SiO_2 and Mo layers are etched by RIE. The top n^+ InGaAs cap is subsequently wet-etched in a well-controlled manner that yields an undercut of ~ 20 nm.

Fins are then patterned using HSQ and RIE etched using a $\text{BCl}_3/\text{SiCl}_4/\text{Ar}$ chemistry [13]. This yields fins as narrow as 15 nm (W_f) with a fin height (H_f) of ~ 200 nm. The fins are highly vertical in the top ~ 70 nm. To further trim the fin width and smooth the sidewalls, we perform several cycles of digital etch (DE) [14]. Fig. 1 shows test structures featuring 8 nm wide, 170 nm tall fins obtained after 3 DE cycles.

Immediately after the last DE cycle (within ~ 5 min), a high-k gate dielectric is deposited by ALD. Mo is then sputtered as gate metal and patterned by RIE. The device is finished by via opening and pad formation. This is the only lift-off step at the backend of the process.

In this flow, the final gate length is defined by the recess opening in the SiO_2 which can reach below 20 nm. This is also the length of the fin, which is completely covered by




Fig. 2. FIB images: (a) along the fin length of a device with $L_g = 20$ nm, and (b) across fin test structures with $W_f = 7$ and 12 nm.

the gate. From extensive calibrations, we have established that the final fin width can be determined by $W_{\text{HSQ}} - N_{\text{DE}} \times 2$ nm, where W_{HSQ} is the width of the fin-etch mask and N_{DE} is the number of digital etch cycles. This gives results that are accurate within 1 nm. Focus Ion Beam (FIB) imaging has been used to confirm our dimension calibrations. Fig. 2a shows a cut along the fin of a device with $L_g = 20$ nm. Fig. 2b shows cross sections of two fins that are 12 and 7 nm wide. Our devices have 10-50 fins in parallel with a 200 nm fin pitch.

A key aspect of our process is that the HSQ that defines the fin etch is kept in place. This makes our FinFETs double-gate transistors with carrier modulation only on the sidewalls. While theoretically inferior to tri-gate designs, practically, the greater simplicity of the process allows us to aggressively scale all device dimensions and implement a self-aligned process. This ultimately results in significantly better performance than prior InGaAs tri-gate MOSFET demonstrations. In addition, for high channel height to fin width aspect ratio ($AR = H_c/W_f$), a top gate yields diminishing returns.

Our well controlled process yields many working devices with a wide range of dimensions and drain current that scales properly with number of fins. This has allowed us to carry out detailed scaling studies. Here we present data from three process splits (samples A, B and C). The samples were processed sequentially with each run incorporating further process refinements as well as EOT scaling of the gate dielectric. The inset in Fig. 4b gives the gate oxide composition and EOT of each run. Sample A was the first run carried out with this process flow and was used to calibrate the process parameters. The results of sample B were reported in ref. 11. Sample C is the newest. Unique to it is a highly scaled gate oxide and greater attention to sidewall roughness by optimization of the fin etch parameters, including HSQ mask adhesion and RIE. The results from samples A and C are reported here for the first time.

III. RESULTS

The electrical characteristics of a typical device from sample C with $L_g = 30$ nm and $W_f = 7$ nm ($AR = 5.7$), are shown in Fig. 3. Well-behaved characteristics and good sidewall control are demonstrated. The device R_{on} is $320 \Omega \cdot \mu\text{m}$ and a peak g_m of $900 \mu\text{S}/\mu\text{m}$ is obtained at $V_{\text{DS}} = 0.5$ V. Consistent with the double-gate nature of our devices and following common practice, all figures of merit have been normalized by the conducting periphery which, in our case, is two times the channel height. The subthreshold characteristics




Fig. 3. (a) Output and (b) subthreshold characteristics of InGaAs FinFET with $W_f = 7$ nm, $L_g = 30$ nm. Inset: g_m characteristics of the same device.




Fig. 4. Impact of EOT and L_g scaling on: (a) $g_{m,\text{max}}$, (b) S_{sat} , (c) V_T and (d) I_{on} of InGaAs FinFETs with $W_f = 20$ -22 nm.

of the same device (Fig. 3b) indicate a saturated subthreshold swing, S_{sat} , of 100 mV/dec and DIBL of 90 mV/V at 0.5 V.

In devices with $L_g = 30$ nm and $W_f = 22$ nm, a peak g_m of $1500 \mu\text{S}/\mu\text{m}$ is obtained. For $L_g = 2 \mu\text{m}$ and $W_f = 22$ nm, S_{lin} at $V_{\text{DS}} = 50$ mV is as low as 68 mV/dec, indicating a high quality interface between the semiconductor sidewall and the high- k gate oxide.

IV. SCALING AND BENCHMARKING

Fig. 4 shows the scaling of $g_{m,\text{max}}$ ($V_{\text{DS}} = 0.5$ V), S_{sat} ($V_{\text{DS}} = 0.5$ V), V_T (at $I_D = 1 \mu\text{A}/\mu\text{m}$, $V_{\text{DS}} = 50$ mV) and I_{on} ($I_{\text{off}} = 100$ nA/ μm , $V_{\text{DS}} = 0.5$ V) as a function of L_g for transistors with $W_f = 20$ -22 nm from the different samples. In all samples there is a strong improvement in g_m as L_g decreases. EOT scaling also results in a noticeable increase of g_m , V_T rolloff mitigation and a significant enhancement of S_{sat} over the entire L_g range. As a consequence, I_{on} shows a remarkable increase as EOT and L_g are scaled down. This is classic FinFET scaling behavior that has not experimentally been demonstrated before with InGaAs.

Fig. 5 shows R_{on} , g_m , V_T and S_{lin} as a function of L_g and W_f for devices from sample C. R_{on} is normalized to gate periphery ($2 \times H_c$) and represents the minimum value that is obtained as V_{GS} increases (typically for $V_{\text{GS}} - V_T > 0.5$ V). $R_{\text{on}} - L_g$ dependencies are linear with an increasing slope as W_f scales down. This is attributed to mobility degradation. From




Fig. 5. Impact of W_f and L_g scaling on (a) R_{on} , (b) $g_{m,max}$, (c) V_T and (d) S_{lin} for devices with $W_f = 7$ to 22 nm in 5 nm steps in sample C (EOT = 0.6 nm).

the extrapolation of R_{on} to $L_g = 0$, $R_{sd} = 120 \pm 20 \Omega \cdot \mu m$ is obtained for all W_f . Our contact-first approach typically yields contact resistance $< 10 \Omega \cdot \mu m$ [15]. While further analysis is required to extract the main components of R_{sd} , its insensitivity to W_f suggests that it is dominated by the spreading resistance from the 3D contact area to each of the 2D vertical conducting channels on both sides of the fin. To the first order, this should be independent of W_f .

g_m shows marked improvement as L_g is reduced but degrades as W_f shrinks. Since R_{sd} is roughly the same for all W_f , this also suggests degradation of intrinsic transport properties perhaps as a result of increased surface scattering due to sidewall roughness. The importance of sidewall roughness is also evident from the huge improvement in g_m of the $W_f = 7$ nm devices in sample C vs. those in ref. 11 (sample B). A key process enhancement in run C was the use of a thicker adhesion layer for the HSQ fin mask that yielded better edge definition. In our process, a thin layer of Si_3N_4 is deposited prior to HSQ spin coating. The layer thickness was modified from 2 nm in sample B to 3 nm in sample C. This resulted in improved Si_3N_4 coverage which provided better support and adhesion to the highly scaled HSQ lines.

V_T rolloff (Fig. 5c) shows several trends. First V_T shifts to more positive gate voltages as W_f scales down. This is partly a result of mobility degradation with W_f and the presence of a delta-doped layer underneath the channel. For $W_f < 15$ nm, the observed enhanced V_T shift is a result of quantum size effects [16]. The dependence of V_T on L_g shows an anomalous behavior in that V_T rolloff increases as W_f decreases. This could be the result of line edge roughness which is more prominent in narrow fin devices and becomes increasingly important for long fins [17]. Quantum effects are also expected to enhance the impact of line-edge roughness in sub-10 nm W_f as a result of increased sensitivity of V_T to W_f . [16].

To further analyze the electrostatic scaling behavior of the devices, Fig. 5d plots S_{lin} , as a function of L_g normalized to the natural electrostatic scaling length. For reference, a red line is plotted to indicate the ideal scaling behavior [18].




Fig. 6. Benchmark of maximum g_m vs. W_f for InGaAs FinFETs and state-of-the-art Si FinFETs. On the left, g_m is normalized by gate periphery. On the right, g_m is normalized by fin footprint. The numbers next to each data point represent the aspect ratio of the conducting channel.

All devices show a similar trend regardless of W_f . This is what is expected when the data are plotted in this way. However, S_{lin} is consistently above the ideal value. This suggests that interface states at the sidewalls play a role in limiting the electrostatic control of the channel by the gate.

Fig. 6 benchmarks g_m of InGaAs FinFETs published to date plus those reported here normalized in two ways. The figure also includes estimations from selected state-of-the-art Si FinFETs at $V_{DS} = 0.8$ V [19], [20]. The data points are labeled with the channel aspect ratio.

In Fig. 6a, g_m is normalized in the traditional approach, by the conducting gate periphery. This normalization is relevant for performance as the drain current and the intrinsic gate capacitance both scale with gate periphery. This figure leaves clear that while the latest generation of Si FinFETs features sub-10 nm wide fins with AR > 5 , until our recent results, the narrowest InGaAs FinFETs in the literature had a fin width of 15 nm and AR of at most 1.8. Our results reported here extend this range to a minimum W_f of 7 nm and AR > 5 while preserving high g_m .

A different perspective can be obtained by normalizing g_m by the fin width, as in Fig. 5b. This figure of merit is relevant for transistor density as it emphasizes the need to obtain high current out of a small fin footprint. When normalized this way, a significant gap in performance between Si FinFETs and InGaAs FinFETs becomes evident. This stems from the high aspect ratio of Si fins and reveals the significantly greater effectiveness in charge control modulation through the sidewalls in Si FinFETs when contrasted with InGaAs FinFETs. Our sample C devices reported here, improve over prior InGaAs FinFET demonstrations by nearly a factor of 2 and approach Si performance.

V. CONCLUSIONS

We demonstrate self-aligned InGaAs FinFETs with extremely narrow fins (down to 7 nm), high channel aspect ratios (as high as 5.7), short gate lengths (down to 20 nm) and improved performance. When scaled by the fin footprint, our transistors improve the state of the art by nearly a factor of two, suggesting effective channel charge control from the sidewalls of very thin, high aspect-ratio fins.

ACKNOWLEDGMENTS

Device fabrication was carried out at the Microsystems Technology Laboratories and the Electron Beam Lithography Facility at MIT.

REFERENCES

- [1] J. A. del Alamo, "Nanometre-scale electronics with III-V compound semiconductors," *Nature*, vol. 479, no. 7373, pp. 317–323, Nov. 2011, doi: 10.1038/nature10677.
- [2] J. A. del Alamo, D. A. Antoniadis, J. Lin, W. Lu, A. Vardi, and X. Zhao, "Nanometer-Scale III-V MOSFETs," *J. Electron Devices Soc.*, to be published.
- [3] M. Radosavljevic, G. Dewey, D. Basu, J. Boardman, B. Chu-Kung, J. M. Fastenau, S. Kabehie, J. Kavalieros, V. Le, W. K. Liu, D. Lubyshev, M. Metz, K. Millard, N. Mukherjee, L. Pan, R. Pillarisetty, W. Rachmady, U. Shah, H. W. Then, and R. Chau, "Electrostatics improvement in 3-D tri-gate over ultra-thin body planar InGaAs quantum well field effect transistors with high- k gate dielectric and scaled gate-to-drain/gate-to-source separation," in *IEDM Tech. Dig.*, Washington, DC, USA, Dec. 2011, pp. 33.1.1–33.1.4, doi: 10.1109/IEDM.2011.6131661.
- [4] T.-W. Kim, D.-H. Kim, D. H. Koh, H. M. Kwon, R. H. Baek, D. Veksler, C. Huffman, K. Matthews, S. Oktyabrsky, A. Greene, Y. Ohsawa, A. Ko, H. Nakajima, M. Takahashi, T. Nishizuka, H. Ohtake, S. K. Banerjee, S. H. Shin, D. H. Ko, C. Kang, D. Gilmer, R. J. W. Hill, W. Maszara, C. Hobbs, and P. D. Kirsch, "Sub-100 nm InGaAs quantum-well (QW) tri-gate MOSFETs with $\text{Al}_2\text{O}_3/\text{HfO}_2$ (EOT<1 nm) for low-power applications," in *Proc. IEEE Int. Electron Devices Meeting*, Washington, DC, USA, Dec. 2013, pp. 16.3.1–16.3.4, doi: 10.1109/IEDM.2013.6724641.
- [5] S. H. Kim, M. Yokoyama, R. Nakane, O. Ichikawa, T. Osada, M. Hata, M. Takenaka, and A. V.-Y. Thean, "High performance tri-gate extremely thin-body InAs-on-insulator MOSFETs with high short channel effect immunity and V_{th} tunability," *IEEE Trans. Electron Devices*, vol. 61, no. 5, pp. 1354–1360, May 2014, doi: 10.1109/TED.2014.2312546.
- [6] N. Waldron, C. Merckling, W. Guo, P. Ong, L. Teugels, S. Ansar, D. Tsvetanova, F. Sebaai, D. H. van Dorp, A. Milenin, D. Lin, L. Nyns, J. Mitard, A. Pourghaderi, B. Douhard, O. Richard, H. Bender, G. Boccardi, M. Caymax, M. Heynes, W. Vandervorst, K. Barla, N. Collaert, and A. V.-Y. Thean, "An InGaAs/InP quantum well finfet using the replacement fin process integrated in an RMG flow on 300mm Si substrates," in *Dig. Tech. Papers, Symp. VLSI Technol. (VLSI-Technol.)*, Honolulu, HI, USA, Jun. 2014, pp. 1–2, doi: 10.1109/VLSIT.2014.6894349.
- [7] A. V. Thathachary, N. Agrawal, K. K. Bhuwalka, M. Cantoro, Y.-C. Heo, G. Lavallee, S. Maeda, and S. Datta, "Indium arsenide (InAs) single and dual quantum-well heterostructure FinFETs," in *Proc. Symp. VLSI Technol. (VLSI Technol.)*, Kyoto, Japan, Jun. 2015, pp. T208–T209, doi: 10.1109/VLSIT.2015.7223677.
- [8] R. Oxland, X. Li, S. W. Chang, S. W. Wang, T. Vasen, P. Ramvall, R. Contreras-Guerrero, J. Rojas-Ramirez, M. Holland, G. Doornbos, Y. S. Chang, D. S. Macintyre, S. Thoms, R. Droopad, Y.-C. Yeo, C. H. Diaz, I. G. Thayne, and M. Passlack, "InAs FinFETs with $H_{fin} = 20$ nm fabricated using a top-down etch process," *IEEE Electron Device Lett.*, vol. 37, no. 3, pp. 261–264, Mar. 2016, doi: 10.1109/LED.2016.2521001.
- [9] V. Djara, V. Deshpande, E. Uccelli, N. Daix, D. Caimi, C. Rossel, M. Sousa, H. Siegwart, C. Marchiori, J. M. Hartmann, K.-T. Shiu, C.-W. Weng, M. Krishnan, M. Lofaro, R. Steiner, D. Sadana, D. Lubyshev, A. Liu, L. Czornomaz, and J. Fompeyrine, "An InGaAs on Si platform for CMOS with 200 nm InGaAs-OI substrate, gate-first, replacement gate planar and FinFETs down to 120 nm contact pitch," in *Proc. Symp. VLSI Technol. (VLSI Technol.)*, Kyoto, Japan, Jun. 2015, pp. T176–T177, doi: 10.1109/VLSIT.2015.7223668.
- [10] M. L. Huang, S. W. Chang, M. K. Chen, Y. Oniki, H. C. Chen, C. H. Lin, W. C. Lee, C. H. Lin, M. A. Khaderbad, K. Y. Lee, Z. C. Chen, P. Y. Tsai, L. T. Lin, M. H. Tsai, C. L. Hung, T. C. Huang, Y. C. Lin, Y.-C. Yeo, S. M. Jang, H. Y. Hwang, C.-H. H. Wang, and C. H. Diaz, "High performance $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ FinFETs fabricated on 300 mm Si substrate," in *Proc. Symp. VLSI Technol. (VLSI-Technol.)*, Honolulu, HI, USA, Jun. 2016, pp. 16–17.
- [11] A. Vardi, J. Lin, W. Lu, X. Zhao, and J. A. del Alamo, "High aspect ratio InGaAs FinFETs with sub-20 nm fin width," in *Proc. Symp. VLSI Technol. (VLSIT)*, Honolulu, HI, USA, Jun. 2016, pp. 136–137.
- [12] J. Lin, X. Cai, Y. Wu, D. A. Antoniadis, and J. A. del Alamo, "Record maximum transconductance of 3.45 mS/ μm for III-V FETs," *IEEE Electron Device Lett.*, vol. 37, no. 4, pp. 381–384, Apr. 2016, doi: 10.1109/LED.2016.2529653.
- [13] X. Zhao and J. A. del Alamo, "Nanometer-scale vertical-sidewall reactive ion etching of InGaAs for 3-D III-V MOSFETs," *IEEE Electron Device Lett.*, vol. 35, no. 5, pp. 521–523, May 2014, doi: 10.1109/LED.2014.2313332.
- [14] J. Lin, X. Zhao, D. A. Antoniadis, and J. A. del Alamo, "A novel digital etch technique for deeply scaled III-V MOSFETs," *IEEE Electron Device Lett.*, vol. 35, no. 4, pp. 440–442, Apr. 2014, doi: 10.1109/LED.2014.2305668.
- [15] A. Vardi, W. Lu, X. Zhao, and J. A. del Alamo, "Nanoscale Mo ohmic contacts to III-V fins," *IEEE Electron Device Lett.*, vol. 36, no. 2, pp. 126–128, Feb. 2015, doi: 10.1109/LED.2014.2386311.
- [16] A. Vardi, X. Zhao, and J. A. del Alamo, "Quantum-size effects in sub 10-nm fin width InGaAs FinFETs," in *Proc. IEEE Int. Electron Devices Meeting (IEDM)*, Washington, DC, USA, Dec. 2015, pp. 31.3.1–31.3.4, doi: 10.1109/IEDM.2015.7409807.
- [17] J. B. Chang, M. Guillorn, P. M. Solomon, C.-H. Lin, S. U. Engelmann, A. Pyzyna, J. A. Ott, and W. E. Haensch, "Scaling of SOI FinFETs down to fin width of 4 nm for the 10nm technology node," in *Proc. Symp. VLSI Technol. (VLSIT)*, Honolulu, HI, USA, Jun. 2011, pp. 12–13.
- [18] C.-W. Lee, S.-R.-N. Yun, C.-G. Yu, J.-T. Park, and J.-P. Colinge, "Device design guidelines for nano-scale MuGFETs," *Solid-State Electron.*, vol. 51, pp. 505–510, Mar. 2007, doi: 10.1016/j.sse.2006.11.013.
- [19] C.-H. Jan, U. Bhattacharya, R. Brain, S.-J. Choi, G. Curello, G. Gupta, W. Hafez, M. Jang, M. Kang, K. Komeyli, T. Leo, N. Nidhi, L. Pan, J. Park, K. Phoa, A. Rahman, C. Staus, H. Tashiro, C. Tsai, P. Vandervoorn, L. Yang, J.-Y. Yeh, and P. Bai, "A 22nm SoC platform technology featuring 3-D tri-gate and high- k /metal gate, optimized for ultra low power, high performance and high density SoC applications," in *Proc. IEDM*, San Francisco, CA, USA, Dec. 2012, pp. 3.1.1–3.1.4, doi: 10.1109/IEDM.2012.6478969.
- [20] S. Natarajan, M. Agostinelli, S. Akbar, M. Bost, A. Bowonder, V. Chikarmane, S. Chouksey, A. Dasgupta, K. Fischer, Q. Fu, T. Ghani, M. Giles, S. Govindaraju, R. Grover, W. Han, D. Hanken, E. Haralson, M. Haran, M. Heckscher, R. Heussner, P. Jain, R. James, R. Jhaveri, I. Jin, H. Kam, E. Karl, C. Kenyon, M. Liu, Y. Luo, R. Mehandru, S. Morarka, L. Neiberg, P. Packan, A. Paliwal, C. Parker, P. Patel, R. Patel, C. Pelto, L. Pipes, P. Plekhanov, M. Prince, S. Rajamani, J. Sandford, B. Sell, S. Sivakumar, P. Smith, B. Song, K. Tone, T. Troeger, J. Wiedemer, M. Yang, and K. Zhang, "A 14nm logic technology featuring 2nd-generation FinFET, air-gapped interconnects, self-aligned double patterning and a 0.0588 μm^2 SRAM cell size," in *Proc. IEDM*, San Francisco, CA, USA, Dec. 2014, pp. 3.7.1–3.7.3, doi: 10.1109/IEDM.2014.7046976.