



Extraction of Front and Buried Oxide Interface Trap Densities in Fully Depleted Silicon-On-Insulator Metal-Oxide-Semiconductor Field-Effect Transistor

Jen-Yuan Cheng,^z Chun Wing Yeung, and Chenming Hu

Department of Electrical Engineering and Computer Science, University of California, Berkeley, Berkeley, California 94720, USA

In this letter, a method is proposed and demonstrated for the first time to characterize and decouple the interface traps of both the front- and back channels of fully-depleted silicon-on-insulator (FD-SOI) metal-oxide-semiconductor field-effect transistor (MOSFET). We report the procedure and the underlying theory that allows the extraction of the energy profiles of the densities of the interface traps (D_{it}). This technique will be very useful for evaluating the interface qualities of future FD-SOI transistors.
© 2013 The Electrochemical Society. [DOI: 10.1149/2.001305ssl] All rights reserved.

Manuscript submitted December 31, 2012; revised manuscript received January 28, 2013. Published February 12, 2013.

The fully-depleted silicon on insulator (FD-SOI) ultra-thin body UTBSOI MOSFET¹⁻³ is gaining new attention as an alternative technology to FinFET⁴ for ultra-low power and mobile applications because of its outstanding electrostatics, low device variability due to excellent suppression of the short channel effect (SCE) with undoped channel and ultra-thin body.^{5,6} UTB structure also offers great compatibility with mainstream planar CMOS for high density integration.^{7,8} The performance of these FD-SOI devices are inevitably influenced by the interface traps of buried oxide, in addition to those of the front oxide, as they would degrade the sub-threshold swing, transconductance and device uniformity as the film thicknesses are scaled down.⁹ Thus, a simple and reliable approach for D_{it} extraction for both the front and back interfaces simultaneously is highly desired. The most commonly used technique for characterizing the D_{it} , i.e., the charge pumping (CP) method, requires a body contact and/or with additional optical assistance as well as a gated-diode-like device¹⁰⁻¹³ to supply the majority carrier, cannot be applied to future FD-SOI technologies as they do not provide body contacts. Nevertheless, conductance method only reflects mixing result of front- and back density of interface state instead of their individual contribution. Besides, conventional capacitance-voltage (C-V) method^{14,15} is not appropriate for FD-SOI nowadays because of the large gate leakage current at low frequencies and the high series resistance at high frequencies. Therefore, DC current-voltage based technique is the most attractive. One may apply the sub-threshold technique by accumulating one channel while sweeping the gate bias of the opposite channel to evaluate the D_{it} , and it works well for a relatively thick film.¹⁶ However, for the very thin silicon film thicknesses, it is not possible to accumulate one channel while inverting the opposite channel without using high voltages that would damage the thin gate oxide due to the strong capacitive coupling of the two channels.¹⁷ The back surface potential will always follow the front gate voltage, i.e., the volume inversion occurs. Therefore, a dual-gate (DG) voltage-sweep technique has been utilized to characterize the buried density of interface traps (D_{itB}) for FD-SOI involving sweeping both channels in sub-threshold region, thus an average back channel D_{itB} can be derived by neglecting the D_{itF} .¹⁸ However, ignoring the D_{itF} introduces unknown errors and an average D_{itB} leaves much information unexamined. D_{itB} and D_{itF} should be functions of the surface energy in general.

In this work, we develop an analytical method considering the capacitive coupling between the front and back channels. Using this model the distributions of both front- and back D_{it} (E_t) in the bandgap can be extracted. We successfully demonstrated the new technique on an FD-SOI MOSFET.

Theory

Fig. 1a shows an FD-SOI with very thin silicon thickness T_{Si} . As a consequence of the capacitive coupling between the front and back

channels in FD-SOI, the corresponding surface potentials for front and back channel interface ϕ_{sF} and ϕ_{sB} with respect to the applied front and back bias can be expressed as follows^{19,20}

$$V_{gF} = V_{fbF} + \phi_{sF} \left(1 + \frac{C_S + C_{itF}}{C_{oxF}} \right) - \phi_{sB} \frac{C_S}{C_{oxF}} - \frac{Q_S}{2C_{oxF}} \quad [1]$$

$$V_{gB} = V_{fbB} + \phi_{sB} \left(1 + \frac{C_S + C_{itB}}{C_{oxB}} \right) - \phi_{sF} \frac{C_S}{C_{oxB}} - \frac{Q_S}{2C_{oxB}} \quad [2]$$

Where $C_{oxF,B}$ and $C_{itF,B} = qD_{itF,B}$ are the oxide and interface trap capacitance of front and buried oxide, respectively, Q_S and $C_S = \frac{\epsilon_{Si}}{T_{Si}}$





Figure 1. (a) The schematic structure of FD-SOI MOSFET (b) I_D - V_{gF} characteristics for several k values.

^zE-mail: jy Cheng@ntu.edu.tw

are the depletion charge and depletion capacitance of silicon body, respectively. By solving Eq. 1 and 2 with $V_{gB} = k \cdot V_{gF}$ under DG, the correspond analytical expression ϕ_{sF} and ϕ_{sB} can be derived as function of k and V_{gF}

$$\phi_{sF} = \frac{C_{oxF}}{(C_{oxF} + C_{itF} + C_{\alpha 1})} \left[V_{gF} \left(k \frac{C_{\alpha 2}}{C_{oxF}} + 1 \right) - V_{fbF} + \frac{C_{\alpha 2}}{C_{oxF}} \left(\frac{Q_S}{2C_{oxB}} - V_{fbB} \right) + \frac{Q_S}{2C_{oxF}} \right] \quad [3]$$

$$\phi_{sB} = \frac{C_{oxB}}{(C_{oxB} + C_{itB} + C_{\beta 1})} \left[V_{gF} \left(k + \frac{C_{\beta 2}}{C_{oxF}} \right) - V_{fbB} + \frac{C_{\beta 2}}{C_{oxB}} \left(\frac{Q_S}{2C_{oxF}} - V_{fbF} \right) + \frac{Q_S}{2C_{oxB}} \right] \quad [4]$$

where $C_{\alpha 1} = \frac{C_s(C_{itB} + C_{oxB})}{C_s + C_{itB} + C_{oxB}}$, $C_{\alpha 2} = \frac{C_s C_{oxB}}{C_s + C_{itB} + C_{oxB}}$, $C_{\beta 1} = \frac{C_s(C_{itF} + C_{oxF})}{C_s + C_{itF} + C_{oxF}}$, $C_{\beta 2} = \frac{C_s C_{oxF}}{C_s + C_{itF} + C_{oxF}}$ are the capacitive coupling parameters under DG operation for front and back interface, respectively. Thus, for the corresponding surface potential, the front and back current operated in the sub-threshold regime, the individual current component $I_{Di,j}$, where i and j account for front and back channel current I_{DF} and I_{DB} , respectively.²¹

$$I_{Di,j} = -\frac{W\mu_n}{L} \int_{\phi_{Fi,j}}^{\phi_{Fi,j} + V_D} Q_{ni,j} d\phi_{Fi,j} \quad [5]$$

where the front and back electron density $Q_{ni,j} = -\int_{\phi_{o,i,j}}^{\phi_{Si,j}} \frac{q(n-n_0)}{E} d\phi_{i,j}$ can be adequately acquired by numerical evaluating the integral according to,^{22,23} W and L are gate width and length, μ_n is the channel mobility, V_D is the applied drain voltage, ϕ_F and ϕ_o are the corresponding Fermi level along the channel and the surface potential at the source end of the channel, n_0 is the electron densities in the film region where $\phi = 0$, and E is the electric field cross the silicon film.

Total drain current I_D is the combination of I_{DF} and I_{DB} when both front and back channel are operated in the weak inversion, i.e., $I_D = I_{DF} + I_{DB}$.

It is recognized the sub-threshold swing (SS) as a significant parameter to evaluate the device performance. To determine the corresponding D_{itF} and D_{itB} utilizing the capacitive coupling concept experimentally, we took advantage of the front gate sub-threshold (SS_F) swing under DG operation, i.e., the analytical formula SS_F in terms of capacitive coupling factors from Eqs. 3 and 4 and ratio k (defined by $k = V_{gB}/V_{gF}$) can be derived as follows

$$\begin{aligned} SS_F &= \frac{dV_{gF}}{d \log I_D} \\ &= \frac{2.3k_B T \cdot I_D}{q} \left(I_{DF} \cdot \frac{C_{oxF}}{(C_{oxF} + C_{itF} + C_{\alpha 1})} \left(k \frac{C_{\alpha 2}}{C_{oxF}} + 1 \right) + I_{DB} \cdot \frac{C_{oxB}}{(C_{oxB} + C_{itB} + C_{\beta 1})} \left(k + \frac{C_{\beta 2}}{C_{oxF}} \right) \right)^{-1} \quad [6] \end{aligned}$$

The above formulations thus establish a reliable method with considering a capacitive coupling effect between the front and back interface in sub-threshold regime.

Sample preparation

N-channel FD-SOI MOSFETs were fabricated on lightly doped p-type ($\sim 10^{16} \text{ cm}^{-3}$) silicon-on-insulator SOI wafers with buried oxide

(T_{BOX}) thickness of $\sim 200 \text{ nm}$. Thermal oxidation was used to thin the SOI layer down to $\sim 85 \text{ nm}$. The active area is patterned by optical lithography followed by dry etching. A sacrificial thermal oxide ($\sim 3 \text{ nm}$) is grown to remove the etch damage. After HF dip to remove the sacrificial oxide, a 3 nm gate thermal oxide is grown immediately. The channel region is patterned by optical lithography, and then ion implantation was performed to doped the source/drain regions n-type ($5 \times 10^{15} \text{ As}^+/\text{cm}^2$ at 80 keV, 7° tilt). Rapid thermal annealing (20 seconds at 900°C in N_2) was used to activate the dopants. A liftoff process was employed to deposit the non-self-aligned metal gate (30 nm Pt/10 nm Ti). Lastly, forming gas annealing (25 minutes at 350°C) was performed to improve Si/SiO₂ interface properties.

Results and Discussion

The sub-threshold conduction region corresponds to the depletion region, i.e., the surface potential ϕ_{sF} and ϕ_{sB} are smaller than $2\phi_F$ (ϕ_{sF} and $\phi_{sB} < 2\phi_F - kT/q$). Thus, to ensure both front and back channel are in sub-threshold region and this criterion, the drain current I_D versus front gate bias V_{gF} with different k values were taken at $V_{gB} > -0.3 \text{ V}$ under room temperature (300 K). A long channel device (5 μm) with small drain voltage ($V_{DS} = 0.1 \text{ V}$) was applied to avoid SCE. Fig. 1b shows the experimental data of FD-SOI and with k ratio 1, 1.5 and 2. The measured SS_F versus I_D are shown in Fig. 2. As the ratio k increases, the SS_F decreases because the faster back gate bias sweep helps the front and back channel current to rise, i.e., this SS_F is the combined result of the sweeping front the back gate voltages.²⁴ Note that for $k = 2$, the swing below 60 mV/dec does not contradict the well-known 60 mV/dec limit. If we express the swing in reference to the back gate voltage rather than the front gate voltage, the swing would be larger by a factor k , or $< 120 \text{ mV/decade}$. Eq. 6 automatically considers all these consequences of the back-front capacitive coupling effect.

We then applied Eq. 6 and iteratively varied $C_{itF}(\phi_{sF})$ and $C_{itB}(\phi_{sB})$ with ϕ_{sF} and ϕ_{sB} determined with Eqs. 3 and 4 until SS_F calculated with Eq. 6 matches the measured curves in Fig. 2. If only the experimental data at one k value is used in this extraction procedure, $C_{itF}(\phi_{sF})$ and $C_{itB}(\phi_{sB})$ cannot be uniquely determined. However, if two or more k values are used in this iterative extraction procedure, they can be determined in theory and ensured the data consistency. Note that here we choose optimum coupling




Figure 2. Symbols: Experimentally measured front gate sub-threshold swing versus corresponding I_D under three dual gate operation conditions with $k = 1, 1.5$ and 2 . The measured SS_F is extracted from Figure 1. (b). Lines: Modeled SS_F by iteratively varying the D_{itF} and D_{itB} until the modeled SS_F match the measured data.




Figure 3. Extracted D_{it} distributions on the n-type FD-SOI MOSFET. U-shaped distribution over the energy gap and the larger back channel D_{itB} than the front channel D_{itF} agree with expectations.

condition (60 mV/dec)¹³ at both front- and back surface potentials increase at the same rate with respect to the applied front gate voltage, i.e., $d\phi_{sF}/dV_{gF} = d\phi_{sB}/dV_{gF}$. The chosen of appropriate k value is necessary to achieve optimum coupling condition in this approach. We have found that using three k values allowed us to clearly extract a certain pair of D_{itFB} . Excellent agreement between the data and reconstructed SS_F for the three k values can be seen in Fig. 2. Once a certain pair of D_{itF} and D_{itB} are adequately quantified from the iterative fitting method, the extraction has been fully completed. Fig. 3 plots the extracted trap densities against the surface potential. They exhibit the typical U-shaped distributions over the energy bandgap. The mid gap D_{it} extracted from this method for D_{itF} and D_{itB} are 2.30×10^{10} and 5.85×10^{11} ($\text{eV}^{-1} \text{cm}^{-2}$), respectively, which are in agreement with those generally reported.³

Conclusions

In this work, we demonstrated an experimental technique for extracting the front and back interface D_{it} simultaneously and the underlying theory. By extending the analytical model at DG condition, D_{itF} and D_{itB} can be determined through iteratively fitting the SS_F versus I_D data. The key is to simultaneously fit the data gathered at several ratios of the front and back gate voltage sweeping rates. The technique is used to demonstrate for the first time the extraction of the front and back interface D_{it} (E_t) distributions of an FD-SOI MOSFET. This technique can be valuable as the industry is developing the UTB-SOI technology with nm thin FD-SOI body as a 28 nm and beyond production technology.²⁵

Acknowledgment

The research is supported in part by NSF E3S Center at UC Berkeley. J.-Y. Cheng acknowledges supports from National Science Council of Taiwan, under contract NSC-100-2917-I-002-049.

References

1. Y.-K. Choi, D. Ha, T.-J. King, and C. Hu, "Ultra-thin body PMOSFETs with selectively deposited Ge source/drain," in *VLSI Symp. Tech. Dig.*, 2001, pp. 19–20.
2. C. W. Yeung, A. I. Kahn, J.-Y. Cheng, S. Salahuddin, and C. Hu, "Non-Hysteretic Negative Capacitance FET with Sub-30 mV/dec Swing over $10^6\times$ Current Range and I_{ON} of 0.3 mA/ μm without Strain Enhancement at 0.3 V V_{DD} ," in *Simulation of Semiconductor Processes and Devices (SISPAD), 2012 International Conference on*, Denver, CO, USA, 2012, pp. 257–259.
3. X. Nuo, F. Andrieu, B. Ho, N. Bich-Yen, O. Weber, and C. Mazure, et al., "Impact of back biasing on carrier transport in ultra-thin-body and BOX (UTBB) Fully Depleted SOI MOSFETs," in *VLSI Symp. Tech. Dig.*, 2012, pp. 113–114.
4. X. Huang, W.-C. Lee, C. Kuo, D. Hisamoto, C. Leland, and J. Kedzierski, et al., "Sub 50-nm FinFET: PMOS," in *IEDM Tech. Dig.*, 1999, pp. 67–70.
5. K. Cheng, A. Khakifirooz, P. Kulkarni, S. Ponoth, J. Kuss, and D. Shahrjerdi, et al., "Extremely thin SOI (ETSOI) CMOS with record low variability for low power system-on-chip applications," in *IEDM Tech. Dig.*, 2009, pp. 1–4.
6. O. Faynot, F. Andrieu, O. Weber, C. Fenouillet-Béranger, P. Perreau, J. Mazurier, T. Benoist, O. Rozeau, T. Poiroux, M. Vinet, L. Grenouillet, J.-P. Noel, N. Posseme, S. Barnola, F. Martin, C. Lapeyre, M. Cassé, X. Garros, M.-A. Jaud, O. Thomas, G. Cibrario, L. Tosti, L. Brevard, C. Tabone, P. Gaud, S. Barraud, T. Ernst, and S. Deleonibus, "Planar Fully depleted SOI technology: A powerful architecture for the 20 nm node and beyond," in *IEDM Tech. Dig.*, 2010, pp. 3.2.1–3.2.4.
7. C. Fenouillet-Béranger, P. Perreau, L. Pham-Nguyen, S. Denorme, F. Andrieu, and L. Tosti, et al., "Hybrid FDSOI/bulk High-k/metal gate platform for low power (LP) multimedia technology," in *IEDM Tech. Dig.*, 2009, pp. 1–4.
8. J. L. Huguenin, S. Monfray, G. Bidal, S. Denorme, P. Perreau, and S. Barnola, et al., "Hybrid Localized SOI/bulk technology for low power system-on-chip," in *VLSI Symp. Tech. Dig.*, 2010, pp. 59–60.
9. D. C. Mayer, *IEEE Trans. Electron Devices*, **37**, 1280 (1990).
10. T. Ouisse, S. Cristoloveanu, T. Elewa, H. Haddara, G. Borel, and D. E. Ioannou, *IEEE Trans. Electron Devices*, **38**, 1432 (1991).
11. B. Yu, Z.-J. Ma, G. Zhang, and C. Hu, *Solid-State Electronics*, **39**, 1791 (1996).
12. S. Kim, S.-J. Choi, and Y.-K. Choi, *IEEE Electron Device Lett.*, **32**, 84 (2011).
13. D. J. Wouters, J. P. Colinge, and H. E. Maes, *IEEE Trans. Electron Devices*, **37**, 2022 (1990).
14. S. Mileusnic, M. Zivanov, and P. Habas, "MOS transistors characterization by split C-V method," in *Semiconductor Conference, 2001. CAS 2001 Proceedings. International*, 2001, pp. 503–506 vol. 2.
15. J. Y. Cheng and J. G. Hwu, *IEEE Trans. on Electron Devices*, **59** 565 (2012).
16. D. C. Mayer, R. C. Cole, and G. P. Pollack, "Determination of back interface state distribution in fully depleted SOI MOSFETs," in *IEDM Tech. Dig.*, 1991, pp. 329–332.
17. S. Eminent, S. Cristoloveanu, R. Clerc, A. Ohata, and G. Ghibaudo, *Solid-State Electronics*, **51**, 239 (2007).
18. Z. Lun, D. S. Ang, and C. H. Ling, *IEEE Electron Device Lett.*, **21**, 411 (2000).
19. H.-K. Lim and J. G. Fossum, *IEEE Trans. Electron Devices*, **30**, 1244 (1983).
20. C. Mallikarjun and K. N. Bhat, *IEEE Trans. Electron Devices*, **37**, 2039 (1990).
21. Y. Tsidividis, *Operation and modeling of the MOS transistor* (McGraw-Hill, Inc, New York, NY, 1999).
22. J. R. Brews, *Solid-State Electronics*, **21**, 345 (1978).
23. J. R. Brews and E. H. Nicollian, *MOS (Metal-Oxide-Semiconductor) Physics and Technology* (Wiley, New York, NY, 1982).
24. F. Balestra, S. Cristoloveanu, M. Benachir, J. Brini, and T. Elewa, *IEEE Electron Device Lett.*, **8**, 410 (1987).
25. T. Skotnicki, ST: FD-SOI FOR COMPETITIVE SOCS AT 28NM AND BEYOND [Online]. Available : www.advancedsubstrateneeds.com/2011/11/st-fd-soi-for-competitive-socs-at-28-nm-and-beyond/.