

Integration of Nanoelectromechanical Relays With Silicon nMOS

Soogine Chong, *Student Member, IEEE*, Byoungil Lee, *Student Member, IEEE*,
Subhasish Mitra, *Senior Member, IEEE*, Roger T. Howe, *Fellow, IEEE*, and
H.-S. Philip Wong, *Fellow, IEEE*

Abstract—Electrostatically actuated nanoelectromechanical (NEM) relays are integrated with silicon nMOS devices. An nMOSFET successfully drives a NEM relay with the MOSFET serving as a pass transistor to control the state of the relay. Silicon MOSFET-NEM relay integration opens up the possibility for applications, where the zero OFF-state leakage, the sharp on/off transition, and/or the hysteresis of the NEM relay can be used to complement the capabilities of CMOS.

Index Terms—Microelectromechanical devices, MOSFETs, nanotechnology, relay.

I. INTRODUCTION

THREE terminal nanoelectromechanical (NEM) relays [see Fig. 1(d)] operate similarly to CMOS transistors, with the current flow between the source and the drain terminals controlled by gate biasing. However, they differ in that they have: 1) zero OFF-state leakage, with all three terminals separated by an air gap in the OFF-state; 2) sharp on/off transition, determined by the making and breaking of the contact between the source and the drain; and 3) hysteresis, with the turn-on voltage (pull-in voltage V_{pi}) being larger than the turn-off voltage (pull-out voltage V_{po}) [1], [2]. With standby power of CMOS circuits already optimized to be comparable to the active power with device scaling [3], the first two properties make NEM relays attractive devices for low standby power applications. However, the replacement of all CMOS transistors with NEM relays is problematic because the turn-on speed of relays is limited by the mechanical movement of the beam. The switching speed of fabricated relays have been measured to be on the order of 100 ns [2], [4], whereas that of scaled NEM relays is projected to be on the order of 1 ns [5]. This is still at least 10^3 times slower than current CMOS devices [6]. Therefore, applications have been proposed, where a combination of NEM relays and




Fig. 1. Process flow of the NEM relay nMOS integration. (a) LTO deposition on a preprocessed nMOS and via etch. (b) Pt via, pad, and interconnect patterned by optical lithography and lift-off. (c) Pt NEM relay and relay-to-pad/interconnect connection patterned by e-beam lithography and lift-off. (d) RTA at 300 °C, followed by 6:1 BOE wet etch and CPD. A top view of the laterally actuated three-terminal NEM relay is shown in the OFF- and ON-states.

Manuscript received May 20, 2011; revised August 30, 2011 and October 7, 2011; accepted October 11, 2011. Date of publication November 16, 2011; date of current version December 23, 2011. This work was supported in part by the Defense Advanced Research Projects Agency under Contract NBCH 1090002 and in part by the National Science Foundation (NSF). This work was performed at the Stanford Nanofabrication Facility, which is supported in part by the NSF through the National Nanotechnology Infrastructure Network (NNIN). The review of this brief was arranged by Editor A. M. Ionescu.

The authors are with the Department of Electrical Engineering, Stanford University, Stanford, CA 94305 USA (e-mail: sgchong@stanford.edu; bilee@stanford.edu; subh@stanford.edu; rthowe@stanford.edu; hspwong@stanford.edu).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TED.2011.2172946

CMOS is used to capitalize on the benefits of each. These include power gating using MEMS switches (50% battery life increase expected) [7], CMOS-NEM field-programmable gate array (37% leakage power and 28% critical path delay reduction expected) [8], and CMOS-NEM static random access memory (85% static power, 60% write delay, and 10% read delay reduction expected) [1].

To realize the proposed hybrid CMOS-NEM relay applications, CMOS and electrostatically actuated NEM relays must function together, integrated on the same chip. Low-temperature CMOS-compatible processes for fabricating NEM relays have been reported [2], [4], including actual fabrication of contacting switches in the CMOS back-end-of-line [9]. However, experimental demonstrations of interaction between CMOS and integrated M/NEMS have been limited to contact-

less MEMS devices [10], [11] and thermally actuated resistive switches [12]. This paper demonstrates, for the first time, electrical interaction between an integrated silicon MOSFET and an electrostatically actuated NEM relay, where the NEM relay is fabricated at CMOS-compatible temperatures, and the MOSFET and the NEM relay operate at the same voltages, opening up the possibility of realizing NEM-CMOS hybrid circuits.

II. NEM RELAY FABRICATION ON CMOS

Laterally actuated platinum (Pt) relays are fabricated using e-beam lithography on top of the nMOS fabricated at the Stanford Nanofabrication Facility. The nMOS has a minimum gate length of $1\ \mu\text{m}$ and a supply voltage of around 5 V. A silicon MOS technology capable of a relatively high power supply voltage is used so that the same supply voltage is used for both the MOSFETs and the NEM relays (whose supply voltage scaling is currently limited by lithographical limits). As relays continue to scale to sub-1 V actuation voltages with gap sizes on the order of 10 nm [2], [5], conventional MOSFETs with 1 V power supply can be used.

Details of the process flow (see Fig. 1) are as follows. A low-temperature oxide (LTO) passivation layer is deposited on top of unpassivated silicon MOSFETs, where via holes are etched to contact the MOSFET electrodes. Using optical lithography and Pt sputter deposition (with Ti adhesion layer) followed by liftoff, the vias, interconnects, and pads are simultaneously formed. Then, the NEM relays are fabricated using e-beam lithography and 60-nm Pt evaporation deposition (with a 5-nm Ti adhesion layer) followed by liftoff. Because a highly anisotropic deposition is required for liftoff of small features, evaporation is chosen as the suitable deposition method. However, as a result of it being anisotropic, a step is formed between the NEM relay and the pads/interconnects, which can result in an open circuit. Thus, a second e-beam liftoff process with Pt sputtering deposition (which is a more isotropic deposition method) around this step is performed to ensure good electrical connection. These lithography steps are followed by a 2-min rapid thermal anneal (RTA) at $300\ ^\circ\text{C}$, which allows the beam to remain horizontally flat after release. Without this step, the stress gradient of the Pt beam causes the beam to curl up upon release. Finally, a 1-min timed oxide etch in 6:1 buffered oxide etch (BOE) is performed to release the beam, followed by critical point drying (CPD) to avoid stiction. The fabricated relay has a beam width of approximately 80 nm, a beam-to-gate gap of approximately 100 nm, and a beam length of approximately $3.5\ \mu\text{m}$ (see Fig. 2).

Although the NEM relay is on a layer above Si MOSFETs, it is currently not placed directly over the MOSFETs because a flat surface is needed for e-beam lithography. Area reduction by stacking relays directly above MOSFETs can be achieved with an additional chemical-mechanical polishing (CMP) step to planarize the surface before relay fabrication.




Fig. 2. Scanning electron microscope image of a NEM relay fabricated on an nMOS. Zoomed-in image shows the NEM relay with $\sim 80\ \text{nm}$ beam thickness (t) and $\sim 3.5\ \mu\text{m}$ beam length.




Fig. 3. $I_{D,\text{nMOS}}$ versus $V_{D S,\text{nMOS}}$ before and after NEM relay fabrication by postprocessing, sweeping $V_{G S,\text{nMOS}}$. The nMOS transistor is shown to be functional, with good gate control. (Inset) $I_{D,\text{nMOS}}$ versus $V_{G S,\text{nMOS}}$ shows a V_{TH} shift of $\sim 0.3\ \text{V}$.

III. RESULTS AND DISCUSSION

Successful integration of NEM relays with nMOS transistors must demonstrate the following: 1) the functionality of nMOS transistors after postprocessing of NEM relays, 2) the capability of the nMOS transistors to electrically bias the NEM relays, and 3) the functionality of the NEM relays.

The nMOS is tested after NEM relay fabrication, and the $I_{D,\text{nMOS}} - V_{D S,\text{nMOS}}$ characteristics (see Fig. 3) confirm that the nMOS maintains functionality and good gate control even after processing, although the threshold voltage shifted by approximately 0.3 V (see Fig. 3 inset). The nMOS characteristics show changes throughout the processing steps, but no apparent trend has been observed, requiring further investigation.

The test setup used to demonstrate the combined functionality of the NEM relay and nMOS is shown in Fig. 4(a). The nMOS serves as a pass transistor and drives the gate of the NEM relay. When the nMOS is turned off (with $V_{G B,\text{nMOS}} = 0$), S,nMOS (or G,NEM) becomes a floating node, leaving the NEM relay in the OFF-state (the capacitance of the floating node, dominated by the pad capacitance, is on the order of 1 pF). When the nMOS is turned on (with $V_{G B,\text{nMOS}} = 6\ \text{V} \sim (V_{D D} + V_{\text{TH},\text{nMOS}})$), S,nMOS (or G,NEM) charges/discharges to $V_{D B,\text{nMOS}}$. When $V_{D B,\text{nMOS}} > V_{\text{pi}}$,




Fig. 4. (a) Test setup to demonstrate successful NEM relay–nMOS integration, with the nMOS serving as a pass transistor. When the nMOS is turned off, S,nMOS (or G,NEM) becomes a floating node, leaving the NEM relay in the OFF-state. When the nMOS is turned on, $V_{DB,nMOS}$ is passed onto $V_{SB,nMOS} = V_{GS,NEM}$. A double sweep of $V_{DB,nMOS}$ turns the NEM relay on/off, which can be detected by measuring $I_{D,NEM}$. (b) $I_{D,NEM}$ versus $V_{DB,nMOS}$ with $V_{DS,NEM} = 0.5$ V. When $V_{GB,nMOS} = 0$, the NEM relay stays in the OFF-state, whereas when $V_{GB,nMOS} = 6$ V, $V_{DB,nMOS}$ is passed onto $V_{SB,nMOS} = V_{GS,NEM}$, and the NEM relay actuates with $V_{pi} = 4.3$ V and $V_{po} = 2.1$ V.

the beam actuates, and current flows between the drain and the source of the NEM relay ($I_{D,NEM}$). $V_{DS,NEM} < V_{DD}$ is applied because the contacts are susceptible to failure when a high bias is applied between the contacts. This issue needs to be resolved for the suggested hybrid circuits [1], [7], [8] to be realized.

The $I_{D,NEM} - V_{DB,nMOS}$ characteristics [see Fig. 4(b)] demonstrate successful integration of NEM relays with the nMOS. When the nMOS is turned off, the relay does not actuate. However, when the nMOS is turned on, the relay turns on at $V_{DB,nMOS} = 4.3$ V (cf. 2-D simulated V_{pi} of 4.8 V [1]) and turns off at $V_{DB,nMOS} = 2.1$ V with $V_{DS,NEM} = 0.5$ V. The test was repeatable up to eight cycles (with $V_{DS,NEM} = 0.1$ or 0.5 V) with consistent V_{pi} and varying V_{po} . The beam failed to pull out on the 9th cycle but was functional on the next cycle.

The leakage current in the OFF-state is a few hundred fA (noise level of the measurement setup). The turn-on and -off transitions are abrupt, changing by 46 orders of magnitudes, when measured in 100-mV steps. Finer voltage steps of 5 mV shows an inverse subthreshold slope of approximately 0.8 mV/dec, limited by the noise level of the measurement setup.

Two main issues need further study, including high contact resistance (on the order of 10 M Ω s) and limited reliability

of the NEM relay. Previous works using different materials and/or structures have shown < 3 k Ω ON-resistance with $> 10^8$ cycles [13] and < 100 k Ω ON-resistance with $> 10^9$ cycles [2], suggesting that gaining further fundamental understanding of material issues coupled with optimized mechanical design may lead to a satisfactory solution.

IV. CONCLUSION

This paper presents the first experimental demonstration of integrated MOSFET-electrostatically actuated NEM relay electrical data, opening up the possibility of realizing circuits that have low leakage without loss of speed by combining NEM relays and CMOS. After NEM relay fabrication by post-processing on Si nMOS, the functionality of the MOSFET, the capability of the nMOS transistor to electrically bias the NEM relay, and the functionality of the NEM relay are successfully demonstrated by electrical results. To realize useful NEM relay-CMOS integrated circuits, further work needs to be done to enhance the reliability and to decrease the contact resistance of the relays.

ACKNOWLEDGMENT

The authors would like to thank the Stanford NEM logic team members and K. B. Parizi for their discussions and help.

REFERENCES

- [1] S. Chong, K. Akarvardar, R. Parsa, J.-B. Yoon, R. T. Howe, S. Mitra, and H.-S. P. Wong, "Nanoelectromechanical (NEM) relays integrated with CMOS SRAM for improved stability and low leakage," in *Proc. Int. Conf. Comput.-Aided Des.*, San Jose, CA, 2009, pp. 478–484.
- [2] H. Kam, V. Pott, R. Nathanael, J. Jeon, E. Alon, and T.-J. K. Liu, "Design and reliability of a micro-relay technology for zero-standby-power digital logic applications," in *IEDM Tech. Dig.*, 2009, pp. 809–812.
- [3] E. J. Nowak, "Maintaining the benefits of CMOS scaling when scaling bogs down," *IBM J. Res. Develop.*, vol. 46, no. 2/3, pp. 169–180, Mar.–May 2002.
- [4] D. A. Czaplowski, G. A. Patrizi, G. M. Kraus, J. R. Wendt, C. D. Nordquist, S. L. Wolfley, M. S. Baker, and M. P. de Boer, "A nanomechanical switch for integration with CMOS logic," *J. Microelectromech. Syst.*, vol. 19, no. 8, p. 085003 (12pp), Aug. 2009.
- [5] K. Akarvardar, D. Elata, R. Parsa, G. C. Wan, K. Yoo, J. Provine, P. Peumans, R. T. Howe, and H.-S. P. Wong, "Design considerations for complementary nanoelectromechanical logic gates," in *IEDM Tech. Dig.*, 2007, pp. 299–302.
- [6] International Technology Roadmap for Semiconductors 2010 Update. [Online]. Available: <http://www.itrs.net/reports.html>
- [7] A. Raychowdhury, J. I. Kim, D. Peroulis, and K. Roy, "Integrated MEMS switches for leakage control of battery operated systems," in *Proc. IEEE Custom Integr. Circuits Conf.*, 2006, pp. 457–460.
- [8] C. Chen, R. Parsa, N. Patil, S. Chong, K. Akarvardar, J. Provine, D. Lewis, J. Watt, R. T. Howe, H.-S. P. Wong, and S. Mitra, "Efficient FPGAs using nanoelectromechanical relays," in *Proc. 18th Annu. ACM/SIGDA Int. Symp. Field Programmable Gate Arrays*, 2010, pp. 273–282.
- [9] R. Gaddi, R. Van Kampen, A. Unamuno, V. Joshi, D. Lacey, M. Renault, C. Smith, R. Knipe, and D. Yost, "MEMS technology integrated in the CMOS back end," *Microelectron. Reliab.*, vol. 50, no. 9–11, pp. 1593–1598, Sep.–Nov. 2010.
- [10] K. A. Honer and G. T. A. Kovacs, "Integration of sputtered silicon microstructures with pre-fabricated CMOS circuitry," *Sens. Actuators A, Phys.*, vol. 91, no. 3, pp. 386–397, Jul. 2001.
- [11] A. E. Franke, J. M. Heck, T.-J. King, and R. T. Howe, "Polycrystalline silicon-germanium films for integrated microsystems," *J. Microelectromech. Syst.*, vol. 12, no. 2, pp. 160–171, Apr. 2003.
- [12] D. Saias, P. Robert, S. Boret, C. Billard, G. Bouche, D. Belot, and P. Ancy, "An above IC MEMS RF switch," *IEEE J. Solid-State Circuits*, vol. 38, no. 12, pp. 2318–2324, Dec. 2003.

- [13] R. Parsa, S. Chong, N. Patil, K. Arkarvardar, J. Provine, D. Lee, D. Elata, S. Mitra, H.-S. P. Wong, and R. T. Howe, "Composite polysilicon-platinum lateral nanoelectromechanical relays," presented at the Hilton Head Workshop: Solid-State Sensors, Actuators Microsystems Workshop, Hilton Head Island, SC, 2010.



Soogine Chong (S'07) received the B.S. degree in electrical engineering from Seoul National University, Seoul, Korea, in 2003 and the M.S. degree in electrical engineering from Stanford University, Stanford, CA, in 2006. She is currently working toward the Ph.D. degree in electrical engineering with Stanford University.

She was a summer intern at IMEC, Leuven, Belgium, in 2006 and at IBM, Fishkill, NY, in 2007. Her research interests are in the design and fabrication of nanoelectromechanical relays integrated with

CMOS.

Ms. Chong was a recipient of the Samsung Scholarship from 2004 to 2009.



Byoungil Lee (S'11) received the B.S. degree in electrical engineering from Korea Advanced Institute of Science and Technology, Daejeon, Korea, in 2005 and the M.S. degree in electrical engineering from Stanford University, Stanford, CA, in 2007. He is currently working toward the Ph.D. degree in electrical engineering with Stanford University.

His research interests are in resistive nonvolatile memory devices, including metal-oxide resistance-change memory (RRAM) and phase-change memory.

Mr. Lee was a recipient of the Samsung Scholarship from 2005 to 2010.



Subhasish Mitra (S'97–M'00–SM'06) received the Ph.D. degree in electrical engineering from Stanford University, Stanford, CA.

He is currently an Associate Professor with the Departments of Electrical Engineering and Computer Science, Stanford University, where he leads the Stanford Robust Systems Group. Prior to joining Stanford University, he was a Principal Engineer with Intel Corporation. He has coauthored more than 100 technical papers and has invented design and test techniques that have seen widespread proliferation in

the semiconductor industry. His X-Compact technique for test compression is used by more than 50 Intel products and is supported by major computer-aided design (CAD) tools. His work on imperfection-immune circuits using carbon nanotubes, jointly with his students and collaborators, has been highlighted by the MIT Technology Review, Semiconductor Research Corporation, EE Times, and several others. His research interests include robust system design, very large scale integration design, CAD, validation and test, and design for emerging nanotechnologies.

Prof. Mitra was the recipient of the Presidential Early Career Award for Scientists and Engineers (PECASE, which is the highest honor bestowed by the U.S. government on early-career outstanding scientists and engineers); National Science Foundation CAREER Award; Terman Fellowship; IEEE Circuits and Systems Society Donald O. Pederson Award for the best paper published in the IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS; ACM SIGDA Outstanding New Faculty Award; the Best Paper Award at the IEEE/ACM Design Automation Conference; a Divisional Recognition Award from Intel "for a Breakthrough Soft Error Protection Technology;" a Best Paper Award at the Intel Design and Test Technology Conference for his work on Built-In Soft Error Resilience; and the Intel Achievement Award, which is Intel's highest corporate honor "for the development and deployment of a breakthrough test compression technology."



Roger T. Howe (S'79–M'84–SM'93–F'96) received the B.S. degree in physics from Harvey Mudd College, Claremont, CA, and the M.S. and Ph.D. degrees in electrical engineering from the University of California (UC), Berkeley, in 1981 and 1984, respectively.

After faculty positions at Carnegie-Mellon University, Pittsburgh, PA and Massachusetts Institute of Technology, Cambridge, from 1984 to 1987, he returned to UC Berkeley where he was a Professor until 2005. He is currently the William E. Ayer

Professor with the Department of Electrical Engineering, Stanford University, Stanford, CA. He co-founded Silicon Clocks, Inc., a start-up company commercializing integrated MEMS resonator-based timing products, which was acquired in April 2010 by Silicon Laboratories, Inc. In December 2010, he became the Faculty Director of the Stanford Nanofabrication Facility. His research interests include microelectromechanical system design, micro- and nanomachining processes, and parallel assembly processes. A focus of his research has been processes to fabricate integrated microsystems, which incorporate both silicon integrated circuits and MEMS. He has made contributions to the design of MEMS accelerometers, gyroscopes, electrostatic actuators, and microresonators.

Prof. Howe served as Co-General Chair of the IEEE MEMS'90 Workshop in Napa, California, and was the Technical Program Chair of Transducers'03 in Boston. He is an editor of the IEEE/ASME Journal of Microelectromechanical Systems. He was co-recipient of the 1998 IEEE Cledo Brunetti Award and was elected to the U.S. National Academy of Engineering in 2005 for his contributions to MEMS processes, devices, and systems.



H.-S. Philip Wong (S'81–M'82–SM'95–F'01) received the B.Sc. (Hons.) degree from The University of Hong Kong, Pokfulam, Hong Kong, in 1982, the M.S. degree from the State University of New York at Stony Brook, Stony Brook, in 1983, and the Ph.D. degree from Lehigh University, Bethlehem, PA, in 1988, all in electrical engineering.

He joined the IBM T. J. Watson Research Center, Yorktown Heights, NY, in 1988. In September, 2004, he joined Stanford University, Stanford, CA, as a Professor of electrical engineering. While at IBM,

he worked on CCD and CMOS image sensors, double-gate/multigate MOS-FET, device simulations for advanced/novel MOSFET, strained silicon, wafer bonding, ultrathin body SOI, extremely short gate FET, germanium MOSFET, carbon nanotube FET, and phase change memory. He held various positions from Research Staff Member to Manager and Senior Manager. While he was Senior Manager, he had the responsibility of shaping and executing IBM's strategy on nanoscale science and technology as well as exploratory silicon devices and semiconductor technology. His research interests are in nanoscale science and technology, semiconductor technology, solid state devices, and electronic imaging. He is interested in exploring new materials, novel fabrication techniques, and novel device concepts for future nanoelectronics systems. Novel devices often enable new concepts in circuit and system designs. His research also includes explorations into circuits and systems that are device driven. His present research covers a broad range of topics, including carbon nanotubes, self-assembly, exploratory logic devices, nanoelectromechanical devices, novel memory devices, and biosensors.

Prof. Wong served on the IEEE Electron Devices Society as elected AdCom member from 2001 to 2006. He served on the IEDM committee from 1998 to 2007 and was the Technical Program Chair in 2006 and General Chair in 2007. He served on the ISSCC program committee from 1998 to 2004 and was the Chair of the Image Sensors, Displays, and MEMS subcommittee from 2003 to 2004. He serves on the Executive Committee of the Symposia of VLSI Technology and Circuits. He was the Editor-in-Chief of the IEEE TRANSACTIONS ON NANOTECHNOLOGY in 2005–2006. He is a Distinguished Lecturer of the IEEE Electron Devices Society (since 1999) and Solid-State Circuit Society (2005–2007). He currently holds the Chair of Excellence of the French Nanosciences Foundation.