"For Internal E3S Use Only. These Slides May Contain Prepublication Data and/or Confidential Information."

HITACHI Inspire the Next

An Ising Computing to Solve Combinatorial Optimization Problems

Masanao Yamaoka

Research & Development group, Hitachi, Ltd., Tokyo, Japan

10/19/2017

5th Berkeley Symposium on Energy Efficient Electronic Systems & Steep Transistors Workshop

Difference between NN and Ising model

Nodes connected by bi-directional edges
Optimization problem is main target

Neural network



Ising model (Boltzman machine)

Inspire the Next



Bi-directional

Combinatorial optimization problems

Connection

Purpose

Learning

Directional

(feedfoward NN)

• Background

- New-paradigm computing
- CMOS Ising computer
- Measurement results
- For practical application

Importance of optimization

HITACHI Inspire the Next

Optimization processing used in various industries
In IoT era, data volume large in both edge and cloud

Example areas that needs optimization processing









Logistics operation

VLSI design

Medical diagnosis with images

Management strategy



Route selection



Scheduling at wide-scale disaster



customizing



Smart-grid control



Robotics control

Combinatorial optimization problem (1)

HITACHI Inspire the Next

- Example: travelling salesman problem
- Searching the shortest route that visits each city exactly once and returns to the origin city with list of cities and distances between cities



Combinatorial optimization problem (2)



Problem to explore an optimum solution for minimum or maximum KPI in given conditions
Difficult to solve by conventional computers due to enormous candidates of solution with large number of parameters



KPI: Key Performance Indicator



- Ising model: expressing behavior of magnetic spins, upper or lower directions
- Spin status updated by interaction between spins to minimize system energy



$$H = -\sum_{\langle i,j \rangle} J_{ij} \sigma_i \sigma_j - \sum_j h_j \sigma_j$$

H: Energy of Ising model σ_i : Spin status (+1/-1) J_{ij} : Interaction coefficient h_j : External magnetic coefficient

Shape of landscape of Ising model energy same as KPI plot of combinatorial optimization problem
By mapping original problems to Ising model, optimum solution acquired as ground state of model



Correspondence of parameters

Ising model	Optimization problems	
Energy H	KPI	
Spin status $\sigma_{ m i}$	Control parameters	
Interaction coefficient J_{ij}	Input data (sensor data, etc)	

CMOS Ising computing

- HITACHI Inspire the Next
- Mimicking Ising model with CMOS circuits
 Spin status updated by interaction with adjacent spins



- Spin status updated to lower Ising model energy
- Coefficient +: same direction
 Coefficient : opposite direction
- Majority of adjacent spins effect accepted

$$H = -\sum_{\langle i,j \rangle} J_{ij} \sigma_i \sigma_j - \sum_j h_j \sigma_j$$

Spin update rules

Next spin status: in case a>b, σ_5 =+1 in case a<b, σ_5 =-1 in case a=b, σ_5 =+1 or -1

Spin status: $J_{ij} > 0$: same direction $J_{ij} < 0$: opposite direction

a=number of (+1, +1) or (-1, -1) b=number of (+1, -1) or (-1, +1) (value from adjacent spin, coefficient)

Operation of CMOS Ising computer

- Spin-update rule achieved by majority voter
- Each spin has update circuit and updated in parallel

Inspire the Next

 Short calculation time even when number of spins is large





- Only using adjacent spin interaction, spin status stuck at local minimum status
- To avoid local minimum sticking, random status transition used
- Optimum solution not always acquired



 Transition to lower energy (adjacent spin interaction) ->
 Avoidance of local minimum (random transition) ····> Two sequences of 1-bit random numbers input, propagated, and evaluated at spin interaction
 Only two PRNGs provide randomness to whole chip



M. Hayashi et al., "An Accelerator Chip for Ground-state Searches of the Ising Model with Asynchronous Random Pulse Distribution," 6th International Workshop on Advances in Networking and Computing

Random pulse control

HITACHI Inspire the Next

Spin flip rate gradually lowered for annealing
 Spin flip rate controlled by mark ratio of 1bit PRNGs



Fabrication results: Ising chip





Items	Values	
Number of spins	20k (80 x 128 x 2)	
Process	65 nm	
Chip area	4x3=12 mm ²	
Area of spin	11.27 x 23.94 =270 μm²	
Number of SRAM cells	260k bits Spin value: 20k bits Interaction coefficient: 240k bits	
Memory IF	100 MHz	
Interaction speed	100 MHz	
Operating current of core circuits (1.1 V)	Write: 2.0 mA Read: 6.0 mA Interaction: 44.6 mA	

1st generation prototype

HITACHI Inspire the Next

- Ising chips installed on computing node
- FPGA installed to control Ising chip
- Accessed via LAN cable from PCs/servers



Computing nodeConfiguration2U rack mountOperation
frequency100 MHzNumber of
spins40k (2chips)OSLinux

Measurement results with random numbers

- MAX-cut problem, NP-complete problem, with 20kspin solved
- Coefficient values set "ABC" appeared at optimum
- Optimum solution not always acquired





Inspire the Next

HITACHI Inspire the Next

1,800 times higher energy efficiency for 20k spin problem than approximation algorithm on CPU



Conditions:

Randomly generated Maximum-cut problems, energy for same accuracy solution Ising chip: VDD=1.1 V, 100-MHz interaction, best solution among 10-times trial is selected. Approximation algorithm: SG3(*) is operated on Core i5, 1.87 GHz, 10 W/core.

^{(*):} Sera Kahruman et al., "On Greedy Construction Heuristics for the Max-Cut Problem," International Journal on Computational Science and Engineering, Volume 3, Number 3/2007, pp. 211-218, 2007.

Comparison of Ising computers

- HITACHI Inspire the Next
- Room-temperature operation for easy use
 Higher scalability by CMOS process

	CMOS annealing	Quantum annealing ^[1]	
Annroach	Ising computing		
Approach	Semiconductor (CMOS)	Superconductor	
Coefficient value	2 bit (+/- 1 or 0)	4 bit	
Accuracy	Sufficient for application	Better	
Temperature	Room temperature	15 mK	
Power	0.05 W	15,000 W with cooling	
Scalability (Num. of spins)	20k (65nm) Scalable with CMOS	2048	

HITACHI Inspire the Next

• Development of application and software techniques required for Ising computer

Systems	Traffic	Supply chain	Power grid
Application	Reduction of traffic jam	Reduction of logistics cost	Stable power supply
Software	Mapping to Ising-model energy functions		
	Shortest path problem	Traveling salesman	Max-flow problem
Problem	H(<i>о</i>) =	$H(\sigma) = \sum_{i=1}^{N} \sum_{j=1}^{N} \sum_{a=1}^{N} D_{ij}\sigma_{ia}\sigma_{j,a+1 \mod N} + \gamma \left[\sum_{a=1}^{N} \left(1 - \sum_{i=1}^{N} \sigma_{ia} \right)^{2} + \sum_{i=1}^{N} \left(1 - \sum_{a=1}^{N} \sigma_{ia} \right)^{2} \right]$	H(σ) =
wapping	↓ E	mbedding to Ising hardwar	e 🗸
Graph embedding	Ising model on computer	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	₁₂ =x, J ₂₃ =y,
Hardware	Ising computer		

2nd generation prototype with FPGA



 For application and software development, 2nd generation FPGA prototype used
 Various structures for trials (various topology, various bit number of coefficient)

Reconfigurable FPGA used to trial various structures (King's graph)





<u>Control PC</u> - FPGA control - Software

Demo of CMOS Ising computer





1. Frequency allocation for wireless radio



4. Image inpainting



7. Facility allocation



order allocation



3. Server security



5. Exploring explosion material





6. Noise reduction



9. Machin learning (Boosting)

Graph embedding (software technique)

Complex graph embedded to simple graph
Graph embedding to use hardware efficiently



Inspire the Next



- New computing is necessary for system optimization with large amount of data.
- CMOS Ising computing for combinatorial optimization problem is proposed.
- 20k-spin prototype chip achieves 1,800 times higher power efficiency.
- Software techniques and related hardware techniques are necessary for practical application.

"For Internal E3S Use Only. These Slides May Contain Prepublication Data and/or Confidential Information."

HITACHI Inspire the Next