

# ***Standby-Power-Free Integrated Circuits Using MTJ-Based VLSI Computing for IoT Applications***

**Takahiro Hanyu**<sup>1,2,3</sup>

[Contributors] D. Suzuki<sup>5</sup>, M. Natsui<sup>1,2,3</sup>, N. Onizawa<sup>5</sup>,  
S. Ikeda<sup>1,3,4</sup>, T. Endoh<sup>1,3,6</sup>, and H. Ohno<sup>1,3,4</sup>

<sup>1</sup>Center for Spintronics Integrated Systems, Tohoku University, JAPAN

<sup>2</sup>Laboratory for Brainware Systems, RIEC, Tohoku University, JAPAN

<sup>3</sup>Center for Innovative Integrated Electronic Systems (CIES), Tohoku University, JAPAN

<sup>4</sup>Laboratory for Nanoelectronics and Spintronics, RIEC, Tohoku University, JAPAN

<sup>5</sup>Frontier Research Institute for Interdisciplinary Sciences, Tohoku University, JAPAN

<sup>6</sup>Dept. of Electrical Engineering, Tohoku University, JAPAN

<http://www.csis.tohoku.ac.jp/>

## Acknowledgement:

A part of this work was supported by ImPACT of CSTI, CIES's Industrial Affiliation  
On the STT MRAM program, and ACCEL under JST.




# Outline

---



- **Background & Motivation**  
~Nonvolatile Logic-in-Memory Architecture~
- Design of Nonvolatile FPGA
- VLSI CAD Environment
- Conclusions & Future Prospects

# Background: IoT/IoE Era




IoT: Internet of Things

IoE: Internet of Everything



**Require a variety of VLSI Processors under Power-Dissipation Limit**

# Problem: Energy Gap




[Ref.] Y. Liu, et al., ISSCC, pp. 84-85, Feb. 2016.

Standby power consumption is a critical issue for IoT applications.

# Recent Trends in DNN Hardware


K. Bong, et al., ISSCC Dig. Tech. Pap. pp. 248-249, 2017.



**FPGAs** is a key device to realize “energy-efficient” hardware.


# Power-Supply Stability Problem

- 1) Power supply is frequently shut down in IoT applications.
- 2) Processing overhead is serious in conventional volatile processor, because data must be backup/recall to/from external NVM.






# Power-Supply Stability Problem

- 1) Power supply is frequently shut down in IoT applications.
- 2) Processing overhead is serious in conventional volatile processor, because data must be backup/recall to/from external NVM.
- 3) Immediate backup/recall are possible in a nonvolatile processor.




# Nonvolatile Memories

	Flash	FRAM	Spin device
Access speed	Middle	High	High
Non-destructive read	Good	Weak	Good
Write endurance	Bad	Weak	Good
Scalability	Good	Weak	Good
Operation voltage	Bad	Weak	Good




Low resistance  
“0”




High resistance  
“1”

# What is a Nonvolatile VLSI?

## Conventional architecture




- Logic and memory modules are separated
- Many interconnections between modules
- Wire delay dominates chip performance
- Global wires require large drivers
- On-chip memory is volatile
- Power supply must be continuously applied




Delay: **Long**, Static power: **High**

## Logic-in-memory architecture




### **Magnetic Tunnel Junction (MTJ) device**

- |   |                       |
|---|-----------------------|
| -Non-volatility                               | -Unlimited endurance  |
| -Fast writability                             | -Scalability          |
| -CMOS compatibility                           | -3-D stack capability |
| -Storage is <b>nonvolatile</b>                |                       |
| -MTJ devices are put <b>on the CMOS layer</b> |                       |
| -Storage/logic are <b>merged</b>              |                       |



Delay: **Short**, Static power: **Low**

# Nonvolatile VLSI Processor Architecture




# Outline

---

- Background & Motivation
  - ~Nonvolatile Logic-in-Memory Architecture~
- **Design of Nonvolatile FPGA**
- VLSI CAD Environment
- Conclusions & Future Prospects

# FPGA (Field-Programmable Gate Array)

Ex: Half adder




Circuit configuration

True table

A	B	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Wiring

- TILE1 is connected to TILE2.
- ⋮




- Circuit functions are programmable by users.
- Circuit configuration including wiring is stored into MTJs. Therefore, there is no re-storing even when power supply is OFF and ON again.

**Suited to  
power-supply control**


**The use of MTJs together with power gating makes standby power reduced**

# Structure of TILE




- Configurable logic block (CLB)  
→ Logic function of Tile
- Connection Block (CB)  
→ Connect to neighbor CLB
- Switch Block (SB)  
→ Connect to neighbor Tiles

## Logic Element (LE)



- Design arbitrary comb./ seq. circuits.
- FF is changed to nonvolatile one.



## Routing switch (RS)



- NMOS pass gate with NV-latch determines wire-truck information.

# Logic-in-Memory(LIM) Architecture


## ■ LIM-based nonvolatile lookup table (NV-LUT) circuit



Nonvolatile SRAM-based (conventional)



LIM-based (proposed)

# Comparison of Multi-Input LUT circuit



# Logic-in-Memory(LIM) Architecture

## ■ LIM-based nonvolatile lookup table (NV-LUT) circuit




Nonvolatile SRAM-based (conventional)

LIM-based (proposed)


# NV LUT Circuit

SE: Shift enable  
WE: Write enable  
RE: Read enable

Controller




Access transistor



**Hardware cost for the selector is reduced.**

# Comparison of Tr. Counts





- LIM-based circuitry → Transistor counts reduction in memory part
- Selector is shared in both read and write operations

64% of transistor counts reduction compared to SRAM-based LUT circuit

# Comparison of Power Dissipation

Power consumption of 6-input LUT circuit



- 90nm CMOS technology
- Write current: 100uA @ 2ns
- NV-SRAM (1)  
Store data into MTJ devices every time after 1-bit shift operation
- NV-SRAM (2)  
Store data into MTJ devices only before power off

99% of power reduction compared to SRAM-based LUT circuit

# Outline


---

- Nonvolatile Logic-in-Memory  
Architecture Overview
- Design of an NV FPGA
- **Other Possibility**
- Conclusions & Future Prospects

# VLSI CAD for MTJ/MOS-Hybrid Circuit Design

## Logic Synthesis

### Logic-Synthesis Ex.



Logic-synthesis command executed

## Circuit Simulation

### Circuit Editor

The screenshot shows the Circuit Editor with two windows. The left window displays SPICE simulation scripts for DC analysis and MTJ models. The right window shows a circuit diagram with a voltage source (VDD), a MTJ cell (VMTJ), and a load (IMTJ1).

```
*** Definition ***
(spice) # .param VDDV=1.0

*** Power/Temperature ***
(spice) # VVDD Vdd 0 DC 'VDDV'
(spice) # VGND GND 0 DC 0
(spice) # .temp 25

*** Parameter ***
(spice) # .param VDDV=1.0



*** Analysis DC ***
(spice) # .dc VMTJ '-1' 'VDDV' 'VDDV' '0.001' 'VDDV'
(spice) # .dc VMTJ 'VDDV' '-1' 'VDDV' '(-1)' '0.001' 'VDDV'
(spice) # .options post=2 ascii_header=1 ascii_precision=7

*** MTJ Model for NS-spice ***
(spice) # .print dc iw(RMTJ1)
(spice) # .print dc rm(RMTJ1)
(spice) # .print dc lm(RMTJ1)


*** MTJ Model (Verilog-A) for H-spice ***
(spice) # .lhd1 MTJ L3_2T.vb
(spice) # .print dc XMTJ1:iwrite
(spice) # .print dc XMTJ1:res
```

## Layout

### Layout result



# Fabricated Nonvolatile Components




# Outline

---


- Background & Motivation
  - ~Nonvolatile Logic-in-Memory Architecture~
- Design of Nonvolatile FPGA
- VLSI CAD Environment
- **Conclusions & Future Prospects**

# Conclusions & Future Prospects

- ◆ Propose a **MOS/MTJ-hybrid** circuit (nonvolatile logic-in-memory circuit using MTJ devices) style for IoE applications
  - ◆ Key technologies; novel NV LUT Design & VLSI CAD environment to realize practical LSI.
- It could open **ultra-low-power** IoT application paradigm.



# Towards Brain-Inspired LSI



**"Brainware"**

Software/hardware-mixed structure

IBM, USA(Aug. 7, 2014)

**"True North" hardware**

- Big gain for brain-like comp.
- Not reached to goal of real brain-like computing



**<Aim of PJ>**

- Explore mechanism & architecture for brainware. (Brainware LSI PJ: start in 2014)
- Tohoku U. has a world-class MTJ fabrication process technology.

→Open up a real brain-like computing paradigm!