

# FPGA-Based Multiplexer in Quantum Computing

Mohamed Elamin<sup>1</sup>, Erick Ulin-Avila<sup>2</sup>, Harmut Haffner<sup>2</sup>  
<sup>1</sup>Laney Community College, <sup>2</sup>University of California Berkeley




## Abstract

Quantum computers offer greater processing capabilities than conventional computers by using the laws of quantum mechanics. One of the methods used to develop Quantum computers is through the use of RF Ion traps. In an Ion trap, ions are confined by manipulating electrostatic potential by applying varying voltages to the DC electrodes. The voltages required to trap the ions will be produced by a DAC and an Amplifier, and will be measured using an FPGA-based multiplexer.

## Introduction/Background


It is expected that by the year 2020 the basic components of digital computers will reach the size of an atom. At that point the physical rules that govern computers will no longer be valid due to quantum effects. One way we can deal with this is to embrace the quantum effects and utilize them in computing, by developing quantum computers. Which we can develop by using Ion traps to manipulate quantum systems.

Ion traps confine ions by utilizing four electrodes, two DC electrodes and two RF electrodes. The RF electrodes confine the ions radially, and the DC electrodes confine the Ions in the axial direction by making use of electrostatic potentials as a results of applying varying voltages. A DAC board and an amplifier generate the voltages and an FPGA multiplexer selects the voltages to measure.




## Results/Data Analysis

Shift Register Time analysis:




The figure above shows our simulation results for the logic used to code the shift register used to communicate with the switches


A 3D image of the PCB board Design, displaying how it would look like once Fabricated.



## Methods



The components and how they are connected with each other



FPGA based multiplexer setup

## Discussion/Conclusion

Our digital logic for interfacing between the FPGA and the two switches has been successful. we can see from the time analysis of our shift register that we were able to shift one bit at each clock event and were able to output a 16 bit word after 16 clock events. This will be used to select the channels to measure from the amplifier using the switches. The PCB board has yet to be fabricated.

It is expected that it will insulate noise, output amplified analog signals to the electrode, and incorporate the FPGA-based multiplexer.

## References

- [1]G.Littich, " Electrostatic Control and Transport of Ions on a Planar Trap for Quantum Information Processing" M.S. thesis, physics Dept. UC Berkeley, California,2011
- [2]P.Williams "Trends in computer miniaturization" in Explorations in Quantum Computing" Springer, 2011, chap1, sec1, pp3.
- [3] Haffner, H., Roos, C. & Blatt, R. Quantum computing with trapped ions. *Physic Reports*,2008
- [4] S. Metodiy, "A General Purpose Architectural Layout for ArbitraryQuantum Computations" University of California at Davis, Davis, (2005)

## Contact Information

Email: [Mohamedmutasim1@hotmail.com](mailto:Mohamedmutasim1@hotmail.com)  
 Phone: 510-415-9230

## Acknowledgements

Prof. Dr. Hartmut Haffner  
 Erick Ulin-Avila (mentor)  
 Dylan Gorman



## Support Information

This work was funded by  
 National Science Foundation  
 Award ECCS-1157089