



Semiconductor Manufacturing


Enabling Core Technologies

Klaus Schuegraf, Ph.D.

Chief Technology Officer
Silicon Systems Group
Applied Materials

UC Berkeley “Electrons to Electronics”

December 13, 2012



Key Themes


Mobility driving market and technology landscape

Cost is becoming the challenge


Increasing complexity – architectures, films, patterning

Technology and economics drives concentration

LOW COST



LOW POWER



The Mobility ERA

The Cost Challenge

\$

- Capital intensity
- Die cost ($\text{¢}/\text{mm}^2$)
- R&D cost



- Concentration
- Market leaders
- Volume



- New business models
- Growth
- Deep profit pools




- Consolidation
- Many R&D paths


How to create certainty amid a diversity of solutions?

Logic/Foundry Roadmap


	2011	2013	2015	2017	2019	2021	2023	Required product capabilities
Node (nm)	22	14	10	7	5	3.5	2.5	
Interconnect CD (nm)	40	30	20	15	10	7.5	5	



- Advanced Epi
- Advanced Dielectrics
- Interface engineering
- Advanced metals
- Materials Removal
- Pattern Integrity Solutions
- Patterning & Inspection <10nm



**Advanced
Patterning**



**Advanced
Transistor**




**Advanced
Interconnect**




**Wafer-Level
Packaging**

New Materials and New Structures Needed


Planar CMOS




FinFET



III-V FinFET



Nanowires



INCREASING

MATERIALS
ARCHITECTURE
INTEGRATION

COMPLEXITY

FinFET Parasitic Control

Dual Gate Thickness Control

Contact fill for <7nm contact width

- Thin liner
- Void free fill
- CMP

Metal Gate WF as fill

- Conductive nWF, pWF
- Dielectric gate cap

Miller Capacitance

- Dielectric mold for stressor


Lower K Dielectrics

Silicide Rc reduction


- Integrated silicide preclean
- Metal/semi interface
- Barrier height modification

Fin Formation:


- Precision etch
- Structural integrity (collapse, erosion, thermal shock)
- Recess control
- Channel materials




Engineering the High-k Stack Layers



Atomic-scale engineering
Material stability
Interface layer precision



**Advanced
Patterning**



**Advanced
Transistor**




**Advanced
Interconnect**




**Wafer-Level
Packaging**





Interconnect Challenge: RC-Delay

RC Delay Outlook



Conventional




-  Blok
-  Cap
-  Low-k Dielectric
-  Copper


RC-delay increase is driven by resistance component





Interconnect Improvement: RC-Delay

RC Delay Outlook



Disruptive



-  Metal-Insulator Barrier
-  Replacement Low-k Diel.
-  Low-k Dielectric
-  Copper

Solution requires new materials, architectures and tolerances

Focus Areas for Research

- Core Technology
 - Energy sources
 - Chemical delivery systems & chemistries
 - E-beam
 - Variability management
- Materials
 - Screening methods
 - Alternative materials: Graphene, Metal Oxide, III-V, optical
- Devices
 - 100mV switches
 - High packing density logic
 - Alternate channel, Optical interconnect, Interposer
- EUV Lithography

Complexity

Concentration

Collaboration



Turning innovations
into industries.™