



2.5 GB/s Germanium Gate PhotoMOSFET Integrated to Silicon Photonics


Ryan Going, Jodi Loo, Tsu-Jae King Liu,
Ming C. Wu

University of California, Berkeley



October 29, 2013



Why do we need an integrated transistor?



Simplified Receiver



- Need low energy receiver for future optical interconnects
- 1 fJ/bit or less for receiver
- Reduce capacitance for low energy/bit receiver
- Wire from photodiode to transistor is 0.2 fF/ μ m



Germanium devices with gain

1. Bipolar Transistor

– Bulk Si

2. Avalanche PD

– SOI, waveguide

3. JFET





– SOI, waveguide

4. poly-Ge gate FET


– Bulk Si

5. c-Ge gate FET

– SOI, waveguide






5. Berkeley







Device Design



- c-Ge gate SOI NMOS built on silicon photonics
- Evanescent waveguide coupling complements gate geometry
- Ge gate is an open circuit photodiode
- Gain mechanism: field effect transistor controlled by photovoltage



Rapid Melt Growth





- Reported in 2005¹
- Deposit Ge by CVD, sputtering, or evaporation
- Allows crystalline Ge on thin oxides
- Melt Ge at 1000°C for ~1s
- Defects terminate near silicon seed
- Low defect density ($<10^6$ cm⁻²)




Fabrication of the photoMOSFET



Si Photonics






Gate Oxide, Ge deposit



S/D Implant, RMG





Metal Contacts






Voltage Shift with 1550 nm Light




- Excite with 1550 nm fiber probe through grating coupler
- $g_m = 60 \text{ mS/mm}$
- Measure voltage shift from linear V_T extraction







Bias Dependent Photocurrent



- Larger bias current \rightarrow Larger gain
- Strong optical bias reduces gain
- Ability to bias electrically or optically




+30 dB
 P_{inc}






Photovoltage Revisited



$$I_s \left(e^{\frac{qV_{photo}}{nkT}} - 1 \right) = h \frac{q}{hf} P_{inc}$$


$$V_{photo} = \frac{kT}{q} \ln(P_{inc}) + const.$$

- Photovoltage slope set by thermal limit (kT/q)
- Can be shifted by altering geometry, crystal quality (e.g. change I_s)





High Speed Response






- 1x8 μm MOS, $C_{\text{ox}}=20$ fF
- Ge seed connected, $C_{\text{par}}\sim 5$ fF
- Use different optical biases to map gain x bandwidth product
- Device appears to be transit limited

P_{inc} [μW]	Resp. [A/W]	Bandwidth [GHz]	Gain x Bandwidth [GHz]
82	0.698	1.5	1.05
473	0.164	2.4	0.39
927	0.0934	2.5	0.23

$$f_T = \frac{g_m}{2\rho(C_{\text{ox}} + C_{\text{par}})} = 2.9\text{GHz}$$



Simulation of gate scaling



Gate Length, ↓
Gate Oxide, ↓
Junction Depth, ↓
Body Doping, ↑

- Start with 1 μm with our process
- Simulate constant field scaling
- Improvement in speed, responsivity




Conclusions

- **Integrated crystalline Ge gate photoMOSFET**
 - 1 μm Channel length
 - $R=18$ A/W at 583 nW
 - $f_{3\text{dB}}=2.5$ GHz at 468 μW
- **Standard scaling will improve performance**
 - 250 nm gate simulated with 28 GHz transit time, 150 A/W responsivity
 - Still room for optimizing implant profiles, oxide thickness, contact resistance



Acknowledgments



- **Ming Wu Group**
- **Jodi Loo**
- **E3S, Intel, NSF**
- **Talks with Elad Alon, Yue Lu, Weijian Yang, and Erik Chen**

